



[2885/10]

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

#10/B
LIS
7-16-99
entered

Inventor(s) : Martin VORBACH et al.
Serial No. : 08/947,254
Filing Date : October 8, 1997
For : I/O AND MEMORY BUS SYSTEM FOR DFPS
AND UNITS WITH TWO- OR MULTI-
DIMENSIONAL PROGRAMMABLE CELL
ARCHITECTURES
Group Art Unit : 2818
Examiner : G. Ray

RECEIVED

JUL 15 1999

Assistant Commissioner
for Patents
Washington, D.C. 20231

I hereby certify that this correspondence is being sent to the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Washington, D.C. 20231 on 29 June 1999
Michelle M. Carniaux (Reg. No. 36,098)

AMENDMENT

SIR:

This Amendment addresses the Office Action dated March 2, 1999. Initially, please amend the above-identified application as set forth below.

IN THE DRAWINGS:

Please amend the drawings as indicated on the attached red-marked sheets.

IN THE SPECIFICATION:

Please amend the Substitute Specification as follows:

On page 1, line 2, change "As described in" to --

On page 2, line 33, change "Figure 4 illustrates" to --Figures 4a and 4b illustrate--.

On page 3, line 10, change "Figure 9 illustrates" to --Figures 9a-9b illustrate--.

B

RECEIVED
JUL 14 1999
TC 2600 MAIL ROOM